

# EE 330 HW 11 Solutions

Spring 2024

Problem 1

$$A_v = -g_m R_L = -3 \Rightarrow \mu C_{ox} \frac{W}{L} V_{EB} R_L = 3$$

$$\text{so } \frac{W}{L} = \frac{3}{\mu C_{ox} R_L V_{EB}}$$

$$\text{but } V_{EB} = +1.25 \Rightarrow \frac{W}{L} = \frac{3}{10^4 \cdot 10^4 \cdot 1.25}$$

$$\frac{W}{L} = 2.4$$

$$\therefore \text{Let } L = 1\mu, W = 2.4\mu$$


Problem 2 observe  $V_{GT} = .8V$ ,  $I_{GT-MAX} = 200\mu A$ ,  $V_{FON} \approx .9V$

$$a) \frac{12 - 0.8V}{R_{GG}} > 200\mu A \Rightarrow R < \frac{11.2V}{200\mu A} = 56k\Omega$$

$$b) I_F = \frac{50V - 0.9V}{40\Omega} = 1.23A \Rightarrow P = (1.23A)(.9V) = 1.11W$$

$$c) P_{GATE} \approx (.8V)(200\mu A) = 160\mu W$$


### Problem 3



a)  $V_G = \frac{50}{4 \cdot 500 + 500} V_{AC} = .053 V_{AC}$   
 $\theta = .1$

will trigger when  $V_G = V_{GT} \Rightarrow (.053) V_{AC} = 2.5$

or  $V_{AC} = \frac{2.5}{.053} = 47.5V$



From figure in data sheet, since  $|I_L| < \frac{80}{20} = 4A$ ,  
 $V_T \approx 0.9V$

To find  $t_1$ ,  $80 \sin(2\pi \cdot 60 t_1) = 47.5V$   
 $(2\pi) \cdot 60 t_1 = \sin^{-1}\left(\frac{47.5}{80}\right)$   
 $t_1 = 1.67msec$

And  $t_2 = t_1 + 8.3msec = 9.97msec$

b)  $I_L \approx \begin{cases} 0 & 0 \leq t \leq t_1 \\ \frac{V_{AC}}{20} & t_1 < t < 8.3msec \end{cases}$

will average power over  $\frac{1}{2}$  period which is  $8.3msec$

$$\begin{aligned}
 P_{AVG} &= \frac{1}{8.3 \text{ msec}} \int_0^{8.3 \text{ msec}} (V_F)(I_L) dt = \frac{1}{8.3 \text{ msec}} \left[ \int_0^{1.67 \text{ msec}} (V_{AC} = 0) dt + \int_{1.67 \text{ msec}}^{8.3 \text{ msec}} V_T \frac{V_{AC}}{20} dt \right] \\
 &= \frac{1}{8.3 \text{ msec}} \int_{1.67 \text{ msec}}^{8.3 \text{ msec}} (0.9V) \sin(2\pi \cdot 60t) dt \\
 &= \frac{3.6}{8.3 \text{ msec}} \int_{1.67 \text{ msec}}^{8.3 \text{ msec}} \sin(2\pi \cdot 60t) dt = 2.1 \text{ W}
 \end{aligned}$$

c) Quadrants 1 & 3

Problem 4  $V_{GT} = 2V$  want  $\left. \frac{R_1}{R_1 + 10K} (170 \sin \omega t) \right|_{t = \frac{T_s}{8}} = 2V$


where  $\omega = (2\pi)60$  and  $T_s = \frac{1}{60}$

Thus  $\frac{R_1}{R_1 + 10K} (170 \sin(2\pi(60) \frac{1}{(8)(60)})) = 2V$

$$\left( \frac{R_1}{R_1 + 10K} \right) (170) \sin(\pi/4) = 2V$$

solving obtain  $R_1 = 169\Omega$

Problem 5



Assuming JFET is in saturation

$$V_{GS} = 0$$

$$I_D = I_{DSS} \cdot \left(1 - \frac{V_{GS}}{V_P}\right)^2$$

$$I_D = 100\mu A$$

$$V_{out} = I_D \cdot R = 100\mu A \cdot 6K\Omega = \boxed{0.6V}$$

### Problem 6


$$g_m = \frac{2I_D}{2V_{GS}} = -2 \cdot \frac{I_{DSSP}}{-V_P} \left(1 - \frac{V_{GS}}{V_P}\right) (1 - \lambda V_{DS})$$

$$g_m = 2 \cdot \frac{I_{DSSP0}}{V_P} \left(\frac{W}{L}\right) \left(1 - \frac{V_{GS}}{V_P}\right) \Big|_Q = \frac{2 I_{DQ}}{V_P \left(1 - \frac{V_{GSQ}}{V_P}\right)}$$

$$g_o = \frac{2I_D}{2V_{DS}} = \lambda \cdot I_{DSSP0} \left(\frac{W}{L}\right) \left(1 - \frac{V_{GS}}{V_P}\right)^2$$

7)

### Problem 7



Observe  $V_{GSQ} = 0V$

$$I_{DQ} = \frac{30k \cdot 10}{15} \cdot \left(1 - \frac{0}{1}\right)^2 = 20\mu A$$

$$I_{DQ} = \frac{V_{outQ} - (-5)}{50k\Omega} = 20\mu A \Rightarrow V_{out} = -4V$$

$$A_V = \frac{V_{out}}{V_{in}} = -g_m \cdot 50k\Omega = \boxed{-2 \frac{V}{V}}$$


$$+g_m = \frac{2}{V_P} I_{DQ}$$

8)


a) This amplifier is unilateral. This can be determined by the lack of a  $y_{12}$  parameter, which means that  $A_{VR} = 0$ . Having an  $A_{VR}$  (or  $A_V$  with relabeled ports) of 0 is a property of unilateral amplifiers.

b) This model can be developed using diagrams given in lecture slides

## Unilateral amplifiers:



- Thevenin equivalent output port often more standard
- $R_{IN}$ ,  $A_V$ , and  $R_{OUT}$  often used to characterize the two-port of amplifiers




Unilateral amplifier in terms of “amplifier” parameters

$$R_{IN} = \frac{1}{y_{11}} \quad A_V = -\frac{y_{21}}{y_{22}} \quad R_{OUT} = \frac{1}{y_{22}}$$

From this description,  $R_{IN} = \frac{1}{10^{-4} A/V} = 10k\Omega$ ,  $A_V = -\frac{-10A/V}{0.1A/V} = 100$ ,  $A_{VR} = \frac{0}{10^{-4}A/V} = 0$ , and  $R_{OUT} = \frac{1}{0.1A/V} = 10\Omega$ .

c) While we found  $A_V$  in the previous step, this is not the actual gain of the given circuit. We'll perform some simple analysis to find the actual gain.




$$V_1 = V_{in} \left( \frac{R_{in}}{R_{source} + R_{in}} \right) = V_{in} \left( \frac{10000}{10050} \right) = .9950V_{in}$$

$$V_{out} = A_V V_1 \left( \frac{R_L}{R_{out} + R_L} \right) = (100)(.9950)V_{in} \left( \frac{1000}{1010} \right) = 98.5173V_{in}$$

$$\frac{V_{out}}{V_{in}} = 98.5173$$

d) We'll break these amplifiers up into stages and relate  $V_{IN}$  to  $V_{OUT}$  based on the intermediary node to find gain.  $R_{in}$  and  $R_{out}$  won't change for this amplifier



$$V_1 = V_{in}$$

$$V_{mid} = A_v V_1 \left( \frac{R_{in}}{R_{out} + R_{in}} \right) = (100)(V_{in}) \left( \frac{10000}{10010} \right) = 99.9001 V_{in}$$

$$V_{out} = A_v V_{mid} \left( \frac{R_l}{R_{out} + R_l} \right) = (100)(99.9001 V_{in}) = 9990.0099 V_{in}$$

$$\frac{V_{out}}{V_{in}} = 9990.0099 = A_v$$

This leaves us with amplifier parameters  $R_{in} = 10k\Omega$ ,  $A_v = 9990.0099$ ,  $A_{vr} = 0$ , and  $R_{out} = 10\Omega$

## 9&10) Four-Bit Adder Module Code


```
1  `timescale 1ns/1ps //nice simulation timescale
2
3  module fourBitAdder(a, b, cin, en, out, cout); //instantiate module
4      input cin,en; //instantiate 1 bit inputs
5      input [3:0] a; //instantiate 4 bit inputs
6      input [3:0] b;
7      output cout; //instantiate one bit output
8      output [3:0] out; //instantiate four bit output
9      reg [4:0] sum; //instantiate a sum register
10     assign out = sum[3:0]; //assign output to first four bits
11     assign cout = sum[4]; //assign carry-out to last bit
12     always @ (*) begin //any time an input changes
13         if (!en) begin //if device is enabled
14             sum <= a+b+cin; //calculate sum
15         end
16     else begin //if device is disabled
17         sum <= 0; //output is zero
18     end
19 end
20 endmodule
```

## Four-Bit Adder Testbench Code

```
1  `timescale 1ns/1ps                                     //nice simulation timescale
2
3  module fourBitAdderTB();                               //instantiate testbench
4      reg cin, en;                                       //create inputs
5      reg [3:0] a;
6      reg [3:0] b;
7      wire cout;                                       //create outputs
8      wire [3:0] out;
9      reg incr, count_up, clk;                          //testbench-specific variables
10     fourBitAdder DUT(.a(a),.b(b),.cin(cin),.en(en),.out(out),.cout(cout));
11     initial clk = 0;                                    //give variables initial values
12     initial a = 0;
13     initial b = 0;
14     initial cin = 0;
15     initial incr = 0;
16     initial en = 0;
17     always #1 clk <= ~clk;                             //toggle clock every time unit
18     initial count_up = 1;                               //create incrementing process
19     always @ (posedge clk) begin                       //on rising clock edge
20         if (!incr) begin                               //if a is to be incremented
21             if (a == 4'b1111) begin                   //if a is maxed out
22                 a = 4'b0000;                         //reset to zero
23                 incr = 1;                             //increment b on next clock cycle
24             end
25             else begin                                 //if a is not maxed out
26                 a <= a + count_up;                   //increment a
27                 incr = 1;                             //increment b on next clock cycle
28             end
29         end
30     else if (incr) begin                               //if b is to be incremented
31         if (b == 4'b1111) begin                       //if b is maxed out
32             b = 4'b0000;                             //reset to zero
33             incr = 0;                                 //increment a on next clock cycle
34         end
35         else begin                                    //if b is not maxed out
36             b <= b + count_up;                       //increment b
37             incr = 0;                                 //increment a on next clock cycle
38         end
39     end
40     if (a==0 && b==4'b1111) begin                     //on one specific input combination
41         cin <= ~cin;                                  //toggle carry-in bit
42     end
43     if (a==0 && b==4'b1111 && cin) begin              //on one specific input combination
44         en <= ~en;                                    //toggle enable
45     end
46 end
47 endmodule
```



### Four Bit Adder Waveforms



Proves function by

- Adds  $A+B+C_{IN}$
- Output is sum and  $C_{OUT}$
- Output is zero when  $en$  is high